

* PATENT APPLICATION

Page 1 of 1

FORM PTO-1449	ATTY. DKT NO.	01-519	SER. NO.
	APPLICANT	ABE et al.	
	FILING DATE	November 20, 2003	GROUP

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS
AB	6,469,569 (English counterpart of JP-A-2001-69747 which is discussed in page 2 of the spec.)	Oct. 22, 2002	Miyamitsu		
AB	2003/0085755 A1	May 8, 2003	Miyamitsu et al.		

FOREIGN PATENT DOCUMENTS

TRANSLATION

	DOCUMENT NUMBER	DATE	COUNTRY	NAME	CLASS	SUB CLASS	YES	NO

- * Full English text is available in machine-translated form in JPO (Japanese Patent Office) English language web site at <http://www1.ipdl.jpo.go.jp/PA1/cgi-bin/PA1INDEX>.

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, etc.)

AB	John F. Dickson, "On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique", <u>IEEE Journal of Solid-State Circuits</u> , June 1976, pp.1-6 (discussed in page 3 of the spec.)
EXAMINER A. Berlare	DATE CONSIDERED 7/14/05

Rev. 10/94 (Form 3.05)